Zynq EPP

I went to annual Xilinx Technical Seminar today on Xilinx campus.

This year’s topic is all about Zynq. Here’s what I knew from the seminar.

ISE 14.1 will be out in about 2 weeks, it will bundle Rodin (currently in Beta 4). Rodin significantly reduces build time (ISE 13.2/13 hours vs Beta 2/5 hours), and memory used (16G vs 9G ) in the example for XC7V2000T device.

The video demo was performed on a ZC702 board. The FPGA hardware was built with AutoESL, the high-level synthesis tool, based on C code. The hardware accelerated edge detection is playable, and much smoother than software only edge detection.

Some Zynq boards, including ZED, are listed from Boards and Kits section from Xilinx website:


I was told ZC702 should be available to order in summer.


Tags: , ,

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )


Connecting to %s

%d bloggers like this: